That is a special form of read cycle implicitly dealt with to your interrupt controller, which returns an interrupt vector. The 32-bit address industry is overlooked. A single feasible implementation should be to crank out an interrupt accept cycle on an ISA bus employing a PCI/ISA bus bridge. Elective PCI https://nathanlabsadvisory.com/iso-27001-information-security/